SVA cheat sheet
Quick reference for SystemVerilog Assertion syntax โ€” sequences, properties, clocking, cover, and assume.